 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CY7C603xx enCoReTM III Low Voltage Features Applications Powerful Harvard Architecture Processor M8C Processor speeds to 12 MHz Low power at high speed 2.4V to 3.6V Operating Voltage Operating Voltages down to 1.0V using On-Chip Switch Mode Pump (SMP) Commercial Temperature Range: 0C to +70C Configurable Peripherals 8-Bit Timers/Counters/PWM Full Duplex Master or Slave SPI 10-bit ADC 8-bit Successive Approximation ADC Comparator Flexible On-Chip Memory 8K Flash Program Storage 50,000 Erase/Write Cycles 512 Bytes SRAM Data Storage In-System Serial Programming (ISSP) Partial Flash Updates Flexible Protection Modes EEPROM Emulation in Flash Complete Development Tools Free Development Software (PSoC DesignerTM) Full-Featured, In-Circuit Emulator and Programmer Complex Breakpoint Structure 128K Trace Memory Precision, Programmable Clocking Internal 2.5% 24-/48-MHz Oscillator Internal Oscillator for Watchdog and Sleep Programmable Pin Configurations 10 mA Drive on all GPIO Pull up, Pull down, High Z, Strong, or Open Drain Drive Modes on all GPIO Up to 8 Analog Inputs on GPIO Configurable Interrupt on all GPIO Versatile Analog Mux Common Internal Analog Bus Simultaneous connection of IO combinations Additional System Resources 2 I C Master, Slave and Multi-Master to 400 kHz Watchdog and Sleep Timers User-configurable Low Voltage Detection Integrated Supervisory Circuit On-Chip Precision Voltage Reference Wireless mice Wireless gamepads Wireless Presenter tools Wireless keypads PlayStation(R) 2 wired gamepads PlayStation 2 bridges for wireless gamepads Applications requiring a cost effective low voltage 8-bit microcontroller. Block Diagram Port 3 Port 2 Port 1 Port 0 System Bus Global Digital Interconnect SRAM 512 Bytes Interrupt Controller SROM Global Analog Interconnect Flash 8K Sleep and Watchdog CPU Core (M8C) Clock Sources (Includes IMO and ILO) enCoRe II LV Core DIGITAL SYSTEM Digital PSoC Block Array ANALOG SYSTEM Analog PSoC Block Array Analog Ref. Digital Clocks POR and LVD I2C System Resets Switch Mode Pump Internal Voltage Ref. Analog Mux SYSTEM RESOURCES Cypress Semiconductor Corporation Document #: 38-16018 Rev. *E * 198 Champion Court * San Jose, CA 95134-1709 * 408-943-2600 Revised February 29, 2008 [+] Feedback CY7C603xx enCoRe III Low Voltage Functional Overview The enCoRe III Low Voltage (enCoRe III LV) CY7C603xx device is based on the flexible PSoC(R) architecture. This supports a simple set of peripherals that can be configured to match the needs of each application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts. This architecture enables the user to create customized peripheral configurations that match the requirements of each individual application. A fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in both 28-pin SSOP and 32-pin QFN packages. Figure 1. Digital System Block Diagram Port 3 Port 2 Port 1 Port 0 Digital Clocks From Core To System Bus To Analog System DIGITAL SYSTEM Digital enCoRe II LV Block Array Row 0 DBB00 DBB01 DCB02 Row Input Configuration The enCoRe III LV architecture, as shown in Figure 1, consists of four main areas: the enCoRe III LV Core, the System Resources, Digital System, and Analog System. Configurable global bus resources allow combining all the device resources into a complete custom system. Each enCoRe III LV device supports a limited set of digital and analog peripherals. Depending on the package, up to 28 general purpose IOs (GPIOs) are also included. The GPIOs provide access to the global digital and analog interconnects. 4 DCB03 4 Row Output Configuration 8 8 8 8 GIE[7:0] GIO[7:0] Global Digital Interconnect GOE[7:0] GOO[7:0] enCoRe III LV Core The enCoRe III LV core is a powerful engine that supports a rich feature set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO (internal main oscillator) and ILO (internal low-speed oscillator). The CPU core, called the M8C, is a powerful processor with speeds up to 12 MHz. The M8C is a four MIPS 8-bit Harvard architecture microprocessor. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO). System Resources provide additional capability, such as digital clocks to increase flexibility, I2C functionality for implementing an I2C master, slave, MultiMaster, an internal voltage reference that provides an absolute value of 1.3V to a number of subsystems, a switch mode pump (SMP) that generates normal operating voltages off a single battery cell, and various system resets supported by the M8C. The digital blocks may be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller. The Analog System The Analog System consists of two configurable blocks. Analog peripherals are very flexible and may be customized to support specific application requirements. Some of the common analog functions for this device (available as user modules) are: Analog-to-digital converters (single with 8-bit resolution) Pin-to-pin comparators Single-ended comparators with absolute (1.3V) reference 1.3V reference (as a System Resource) The Digital System The Digital System consists of 4 digital enCoRe III LV blocks. Each block is an 8-bit resource. Digital peripheral configurations include the following: PWM usable as Timer/Counter SPI master and slave I2C slave and multi-master CMP ADC10 SARADC Analog blocks are provided in columns of two, which includes one CT (Continuous Time - ACE00 or ACE01) and one SC (Switched Capacitor - ASE10 or ASE11) blocks. Document #: 38-16018 Rev. *E Page 2 of 31 [+] Feedback CY7C603xx Figure 2. Analog System Block Diagram Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor. An internal 1.3 voltage reference provides an absolute reference for the analog system. An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low-cost boost converter. Versatile analog multiplexer system. Array Input Configuration ACI0[1:0] AllIO X X X X ACI1[1:0] enCoRe III LV Device Characteristics ACOL1MUX Analog Mux Bus The enCoRe III LV devices have four digital blocks and four analog blocks. Table 1 lists the resources available for specific enCoRe III LV devices. Table 1. enCoRe III LV Device Characteristics Digital IO Digital Rows Digital Blocks Analog Inputs Analog Outputs Analog Columns Analog Blocks X SRAM Size Array ACE00 ACE01 Part Number ASE10 ASE11 CY7C60323 24 -PVXC CY7C60323 28 -LFXC CY7C60333 28 -LFXC 1 1 1 4 4 4 24 28 26 0 0 0 2 2 2 4 4 4 512 8K Bytes 512 8K Bytes 512 8K Bytes The Analog Multiplexer System The Analog Mux Bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array. Getting Started The quickest path to understanding the enCoRe III LV silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the enCoRe III LV and presents specific pin, register, and electrical specifications. enCoRe III LV is based on the architecture of the CY8C21x34. For in-depth information, along with detailed programming information, refer to the PSoC Mixed-Signal Array Technical Reference Manual, which is available at http://www.cypress.com/psoc. For up-to-date Ordering, Packaging, and Electrical Specification information, refer to the latest device data sheets on the web at http://www.cypress.com. Additional System Resources System Resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include a switch mode pump, low voltage detection, and power on reset. Brief statements describing the merits of each system resource follow. Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks may be generated using digital blocks as clock dividers. The I2C module provides 100 kHz and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported. Development Kits Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store contains development kits, C compilers, and all accessories for enCoRe III LV development. Go to the Cypress Online Store web site at http://www.cypress.com, click the Online Store shopping cart icon at the bottom of the web page, and click USB (Universal Serial Bus) to view a current list of available items. Document #: 38-16018 Rev. *E Page 3 of 31 Flash Size [+] Feedback CY7C603xx Development Tools PSoC Designer is a Microsoft(R) Windows(R)-based, integrated development environment for the enCoRe III LV. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (Refer Figure 3) PSoC Designer helps the customer to select an operating configuration, write application code that uses the enCoRe III LV, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs. PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family. Figure 3. PSoC Designer Subsystems selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming in conjunction with the Device Data Sheet. After the framework is generated, the user can add application-specific code to flesh out the framework. It is also possible to change the selected components and regenerate the framework. Application Editor In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build. Assembler. The macro assembler allows the assembly code to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode and linked with other software modules to get absolute addressing. C Language Compiler. A C language compiler that supports the enCoRe III LV family of devices is available. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs. The embedded, optimizing C compiler provides all the features of C tailored to the enCoRe III LV architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality. Debugger PSoCTM Designer Graphical Designer Interface Context Sensitive Help Commands Results Importable Design Database Device Database Application Database Project Database User Modules Library PSoC Configuration Sheet PSoCTM Designer Core Engine Manufacturing Information File The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, enabling designers to test the program in a physical system while providing an internal view of the device. Debugger commands allow the designer to read the program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest. Online Help System The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started. Emulation Pod In-Circuit Emulator Device Programmer Hardware Tools In-Circuit Emulator PSoC Designer Software Subsystems Device Editor The device editor subsystem enables the user to select different on-board analog and digital components called user modules using the blocks. Examples of user modules are ADCs, PWMs, and SPI. PSoC Designer sets up power on initialization tables for selected block configurations and creates source code for an application framework. The framework contains software to operate the A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices. The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with enCoRe III LV, enCoRe III, and all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the enCoRe III LV device in the target board and performs full speed (12 MHz) operation. Document #: 38-16018 Rev. *E Page 4 of 31 [+] Feedback CY7C603xx Designing with User Modules The development process for the enCoRe III LV device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks provide a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses and to the IO pins. Iterative development cycles permit you to adapt the hardware and software. This substantially lowers the risk of having to select a different part to meet the final design requirements. To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of prebuilt, pretested hardware peripheral functions, called "User Modules." User Modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains seven common peripherals such as ADCs, SPI, I2C and PWMs to configure the enCoRe III LV peripherals. Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures a digital enCoRe III LV block for 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides high-level functions to control and respond to hardware events at run time. The API also provides optional interrupt service routines that you can adapt as needed. The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module. The development process starts when you open a new project and bring up the Device Editor, a graphical user interface (GUI) for configuring the hardware. You pick the user modules you need for your project and map them onto the enCoRe III LV blocks with point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high-level user module API functions. Figure 4. User Module and Source Code Development Flows Device Editor User Module Selection Placement and Parameter -ization Source Code Generator Generate Application Application Editor Project Manager Source Code Editor Build Manager Build All Debugger Interface to ICE Storage Inspector Event & Breakpoint Manager The next step is to write your main program, and any subroutines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a HEX file image suitable for programming. The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals. Document #: 38-16018 Rev. *E Page 5 of 31 [+] Feedback CY7C603xx Document Conventions Table 2. Acronyms Used Acronym AC ADC API CPU CT ECO alternating current analog-to-digital converter application programming interface central processing unit continuous time external crystal oscillator Description Units of Measure A units of measure table is located in the Electrical Specifications section. Table 8 on page 15 lists all the abbreviations used to measure the enCoRe III LV devices. Numeric Naming Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase `h' (for example, `14h' or `3Ah'). Hexadecimal numbers may also be represented by a `0x' prefix, the C coding convention. Binary numbers have an appended lowercase `b' (e.g., 01010100b' or `01000011b'). Numbers not indicated by an `h' or `b' are decimal. EEPROM electrically erasable programmable read-only memory FSR GPIO GUI HBM ICE ILO IMO IO IPOR LSb LVD MSb PC PLL POR PPOR PSoC PWM SC SRAM full scale range general purpose IO graphical user interface human body model in-circuit emulator internal low speed oscillator internal main oscillator input/output imprecise power on reset least-significant bit low voltage detect most-significant bit program counter phase-locked loop power on reset precision power on reset Programmable System-on-ChipTM pulse width modulator switched capacitor static random access memory Document #: 38-16018 Rev. *E Page 6 of 31 [+] Feedback CY7C603xx Pin Information The enCoRe III LV device is available in 28-pin SSOP and 32-pin QFN packages, which are listed and shown in the following tables. Every port pin (labeled with a "P") is capable of Digital IO and connection to the common analog bus. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO. 28-Pin Part Pinout Figure 5. CY7C60323-PVXC 28-Pin Device A, I, M, P0[7] A, I, M, P0[5] A, I, M, P0[3] A, I, M, P0[1] M, P2[7] M, P2[5] M, P2[3] M, P2[1] Vss M, I2C SCL, P1[7] M, I2C SDA, P1[5] M, P1[3] M, I2C SCL, P1[1] Vss 1 2 3 4 5 6 7 8 9 10 11 12 13 14 SSOP 28 27 26 25 24 23 22 21 20 19 18 17 16 15 Vdd P0[6], A, I, M P0[4], A, I, M P0[2], A, I, M P0[0], A, I, M P2[6], M P2[4], M P2[2], M P2[0], M XRES P1[6], M P1[4], EXTCLK, M P1[2], M P1[0], I2C SDA, M Table 3. Pin Definitions - CY7C60323-PVXC 28-Pin Device Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 IO IO IO IO IO IO IO IO Power IO IO IO IO Power IO IO IO IO Input IO IO IO IO IO I, M I, M M M I, M M M M M M M M M Type Digital Analog I, M I, M I, M I, M M M I, M I, M Name P0[7] P0[5] P0[3] P0[1] P2[7] P2[5] P2[3] P2[1] Vss P1[7] P1[5] P1[3] P1[1] Vss P1[0] P1[2] P1[4] P1[6] XRES P2[0] P2[2] P2[4] P2[6] P0[0] Analog Column Mux Input. Active HIGH External Reset with Internal Pull Down. Direct Switched Capacitor Block Input. Direct Switched Capacitor Block Input. Optional External Clock Input (EXTCLK). I2C Serial Clock (SCL), ISSP-SCLK. Ground Connection. I2C Serial Data (SDA), ISSP-SDATA. Direct Switched Capacitor Block Input. Direct Switched Capacitor Block Input. Ground Connection. I2C Serial Clock (SCL). I2C Serial Data (SDA). Analog Column Mux Input. Analog Column Mux Input and Column Output. Analog Column Mux Input and Column Output, Integrating Input. Analog Column Mux Input, Integrating Input. Description Document #: 38-16018 Rev. *E Page 7 of 31 [+] Feedback CY7C603xx Table 3. Pin Definitions - CY7C60323-PVXC 28-Pin Device (continued) Pin No. 25 26 27 28 IO IO IO Power Type Digital Analog I, M I, M I, M Name P0[2] P0[4] P0[6] Vdd Analog Column Mux Input. Analog Column Mux Input. Analog Column Mux Input. Supply Voltage. Description LEGEND A: Analog, I: Input, O = Output, and M = Analog Mux Input. Document #: 38-16018 Rev. *E Page 8 of 31 [+] Feedback CY7C603xx 32-Pin Part Pinout Figure 6. CY7C60323-LFXC 32-Pin Device A, I, M A, I, M A, I, M A, I, M P0[4], A, I, M P0[2], A, I, M Figure 7. CY7C60333-LFXC 32-Pin Device Vss P0[3], A, I, M P0[5], A, I, M P0[7], A, I, M Vdd P0[6], A, I, M P0[4], A, I, M P0[2], A, I, M 26 25 15 M, EXTCLK, M, P1[4] P1[6] 16 32 31 30 29 28 27 Vss P0[3], P0[5], P0[7], Vdd P0[6], 26 25 32 31 A, I, M, P0[1] M, P2[7] M, P2[5] M, P2[3] M, P2[1] M, P3[3] M, P3[1] M, I2C SCL, P1[7] 1 2 3 4 5 6 7 8 QFN (Top View) 9 10 11 12 13 14 15 16 24 23 22 21 20 19 18 17 P0[0], A, I, M P2[6], M P2[4], M P2[2], M P2[0], M P3[2], M P3[0], M XRES A, I, M, P0[1] M, P2[7] M, P2[5] M, P2[3] M, P2[1] SMP Vss M, I2C SCL, P1[7] 30 29 28 27 1 2 3 4 5 6 7 8 QFN (Top View) M, I2C SDA, P1[5] M, P1[3] M, I2C SCL, P1[1] Vss M, I2C SDA, P1[0] M, P1[2] M, EXTCLK, P1[4] M, P1[6] 9 10 11 12 M, I2C SDA, P1[5] M, P1[3] Figure 8. CY7C60323-LTXC 32-Pin Device Vss P0[3], A, I, M P0[5], A, I, M P0[7], A, I, M Vdd P0[6], A, I, M P0[4], A, I, M P0[2], A, I, M Figure 9. CY7C60333-LTXC 32-Pin Device Vss P0[3], A, I, M P0[5], A, I, M P0[7], A, I, M Vdd P0[6], A, I, M P0[4], A, I, M P0[2], A, I, M M, 12C SDA, P1[5] M, P1[3] M, 12C SCL, P1[1] Vss M, 12C SDA, P1[0] M, P1[2] M, EXTCLK, P1[4] M, P1[6] 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 A, I, M, P0[1] M, P2[7] M, P2[5] M, P2[3] M, P2[1] M, P3[3] M, P3[1] M, 12C SCL, P1[7] 1 2 3 4 5 6 7 8 QFN Document #: 38-16018 Rev. *E M, 12C SDA, P1[5] M, P1[3] M, 12C SCL, P1[1] Vss M, 12C SDA, P1[0] M, P1[2] M, EXTCLK, P1[4] M, P1[6] 9 10 11 12 13 14 15 16 24 23 22 21 20 19 18 17 P0[0], A, I, M P2[6], M P2[4], M P2[2], M P2[0], M P3[2], M P3[0], M XRES A, I, M, P0[1] M, P2[7] M, P2[5] M, P2[3] M, P2[1] SMP Vss M, 12C SCL, P1[7] 1 2 3 4 5 6 7 8 32 31 30 29 28 27 26 25 M, I2C SDA, P1[0] M, P1[2] M, I2C SCL, P1[1] Vss 13 14 24 23 22 21 20 19 18 17 P0[0], A, I, M P2[6], M P2[4], M P2[2], M P2[0], M P3[2], M P3[0], M XRES QFN 24 23 22 21 20 19 18 17 P0[0], A, I, M P2[6], M P2[4], M P2[2], M P2[0], M P3[2], M P3[0], M XRES Page 9 of 31 [+] Feedback CY7C603xx Table 4. 32-Pin Part Pinout (QFN*) Pin No. 1 2 3 4 5 6 6 7 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Type Digital IO IO IO IO IO IO Power IO Power IO IO IO IO Power IO IO IO IO Input IO IO IO IO IO IO IO IO IO IO Power IO IO IO Power I, M I, M I, M M M M M M M I, M I, M I, M I, M M M M M M M M M M Analog I, M M M M M M Name P0[1] P2[7] P2[5] P2[3] P2[1] P3[3] SMP P3[1] Vss P1[7] P1[5] P1[3] P1[1] Vss P1[0] P1[2] P1[4] P1[6] XRES P3[0] P3[2] P2[0] P2[2] P2[4] P2[6] P0[0] P0[2] P0[4] P0[6] Vdd P0[7] P0[5] P0[3] Vss Analog Column Mux Input. Analog Column Mux Input. Analog Column Mux Input. Analog Column Mux Input. Supply Voltage. Analog Column Mux Input. Analog Column Mux Input. Analog Column Mux Input, Integrating Input. Ground Connection. Active HIGH External Reset with Internal Pull Down. Optional External Clock Input (EXTCLK). I2C Serial Clock (SCL), ISSP-SCLK. Ground Connection. I2C Serial Data (SDA), ISSP-SDATA. In CY7C60323 Part. Switch Mode Pump (SMP) Connection to required external components in CY7C60333 Part. In CY7C60323 Part. Ground Connection in CY7C60333 Part. I2C Serial Clock (SCL). I2C Serial Data (SDA). Description Analog Column Mux Input, Integrating Input. LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input. * The QFN package has a center pad that must be connected to ground (Vss). Document #: 38-16018 Rev. *E Page 10 of 31 [+] Feedback CY7C603xx Register Reference This section lists the registers of the enCoRe III LV device. For detailed register information, refer the PSoC Mixed-Signal Array Technical Reference Manual. Register Mapping Tables The enCoRe III LV device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1. Note In the following register mapping tables, blank fields are Reserved and must not be accessed. Register Conventions The register conventions specific to this section are listed in Table 5. Table 5. Register Conventions Convention R W L C # Description Read register or bit(s) Write register or bit(s) Logical register or bit(s) Clearable register or bit(s) Access is bit specific Table 6. Register Map 0 Table: User Space Name PRT0DR PRT0IE PRT0GS PRT0DM2 PRT1DR PRT1IE PRT1GS PRT1DM2 PRT2DR PRT2IE PRT2GS PRT2DM2 PRT3DR PRT3IE PRT3GS PRT3DM2 Addr (0,Hex) Access 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW Name Addr (0,Hex) 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 54 55 56 57 58 59 5A 5B 5C ASE11CR0 Access Name ASE10CR0 Addr (0,Hex) 80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95 96 97 98 99 9A 9B 9C # Access is bit specific. IDX_PP MVR_PP MVW_PP I2C_CFG I2C_SCR I2C_DR I2C_MSCR INT_CLR0 INT_CLR1 CUR_PP STK_PP RW Access RW Name Addr (0,Hex) C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC RW RW RW RW # RW # RW RW RW RW Access Blank fields are Reserved and must not be accessed. Document #: 38-16018 Rev. *E Page 11 of 31 [+] Feedback CY7C603xx Table 6. Register Map 0 Table: User Space (continued) Name Addr (0,Hex) Access 1D 1E 1F DBB00DR0 DBB00DR1 DBB00DR2 DBB00CR0 DBB01DR0 DBB01DR1 DBB01DR2 DBB01CR0 DCB02DR0 DCB02DR1 DCB02DR2 DCB02CR0 DCB03DR0 DCB03DR1 DCB03DR2 DCB03CR0 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F ACE01CR1 ACE01CR2 ACE00CR1 ACE00CR2 # W RW # # W RW # # W RW # # W RW # TMP_DR0 TMP_DR1 TMP_DR2 TMP_DR3 ADC0_CR ADC1_CR CMP_CR1 CMP_CR0 AMX_IN AMUXCFG PWM_CR Name Addr (0,Hex) 5D 5E 5F 60 61 62 63 64 65 66 67 68 69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7D 7E 7F RW RW RW RW RW RW RW RW RDI0RI RDI0SYN RDI0IS RDI0LT0 RDI0LT1 RDI0RO0 RDI0RO1 # # RW # RW RW RW Access Name Addr (0,Hex) 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF # Access is bit specific. DAC_D CPU_SCR1 CPU_SCR0 RW RW RW RW RW RW RW CPU_F DEC_CR0 DEC_CR1 INT_MSK0 INT_MSK1 INT_VC RES_WDT Access Name INT_CLR3 INT_MSK3 Addr (0,Hex) DD DE DF E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF RW # # RL RW RW RW RW RC W Access RW RW Blank fields are Reserved and must not be accessed. Document #: 38-16018 Rev. *E Page 12 of 31 [+] Feedback CY7C603xx Table 7. Register Map 1 Table: Configuration Space Name PRT0DM0 PRT0DM1 PRT0IC0 PRT0IC1 PRT1DM0 PRT1DM1 PRT1IC0 PRT1IC1 PRT2DM0 PRT2DM1 PRT2IC0 PRT2IC1 PRT3DM0 PRT3DM1 PRT3IC0 PRT3IC1 Addr (1,Hex) Access 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F DBB00FN DBB00IN DBB00OU DBB01FN DBB01IN DBB01OU DCB02FN DCB02IN DCB02OU 20 21 22 23 24 25 26 27 28 29 2A 2B RW RW RW CLK_CR3 RW RW RW AMD_CR1 ALT_CR0 RW RW RW CLK_CR0 CLK_CR1 ABF_CR0 AMD_CR0 RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW Name Addr (1,Hex) 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 65 66 67 68 69 6A 6B RW RW RW RW RW RW RW RW ASE11CR0 Access Name ASE10CR0 Addr (1,Hex) 80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB # Access is bit specific. IMO_TR ILO_TR BDG_TR ECO_TR OSC_CR4 OSC_CR3 OSC_CR0 OSC_CR1 OSC_CR2 VLT_CR VLT_CMP ADC0_TR ADC1_TR MUX_CR0 MUX_CR1 MUX_CR2 MUX_CR3 GDI_O_IN GDI_E_IN GDI_O_OU GDI_E_OU RW Access RW Name Addr (1,Hex) C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC OSC_GO_EN DD DE DF E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB W W RW W RW RW RW RW RW RW RW R RW RW RW RW RW RW RW RW RW RW Access CMP_GO_EN 64 Blank fields are Reserved and must not be accessed. Document #: 38-16018 Rev. *E Page 13 of 31 [+] Feedback CY7C603xx Table 7. Register Map 1 Table: Configuration Space (continued) Name DCB03FN DCB03IN DCB03OU Addr (1,Hex) Access 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F ACE01CR1 ACE01CR2 ACE00CR1 ACE00CR2 RW RW RW Name TMP_DR0 TMP_DR1 TMP_DR2 TMP_DR3 Addr (1,Hex) 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7D 7E 7F RW RW RW RW Access RW RW RW RW RDI0RI RDI0SYN RDI0IS RDI0LT0 RDI0LT1 RDI0RO0 RDI0RO1 Name Addr (1,Hex) AC AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF # Access is bit specific. DAC_CR CPU_SCR1 CPU_SCR0 FLS_PR1 RW RW RW RW RW RW RW CPU_F Access Name Addr (1,Hex) EC ED EE EF F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF RW # # RW RL Access Blank fields are Reserved and must not be accessed. Document #: 38-16018 Rev. *E Page 14 of 31 [+] Feedback CY7C603xx Electrical Specifications This section presents the DC and AC electrical specifications of the enCoRe III LV device. For the most up to date electrical specifications, check the latest data sheet by visiting the web at http://www.cypress.com. Specifications are valid for 0C TA 70C and TJ 85C as specified, except where noted. Refer to Table 20 on page 22 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode. Figure 10. Voltage versus CPU Frequency 3.60 V Vdd Voltage Vdd Voltage Figure 11. IMO Frequency Trim Options 3.60 V 3.00 V 2.70 V 2.40 V 93 kHz Valid Operating Region SLIMO Mode=1 SLIMO Mode=0 3.00 V SLIMO SLIMO Mode=1 Mode=1 2.40 V 3 MHz 12 MHz 93 kHz 6 MHz 12 MHz 24 MHz CPU Frequency IMO Frequency The allowable CPU operating region for 12 MHz has been extended down to 2.7V from the original 3.0V design target. The customer's application is responsible for monitoring voltage and throttling back CPU speed in accordance with Figure 10 when voltage approaches 2.7V. Refer to Table 18 for LVD specifications. Note that the device does not support a preset trip at 2.7V. To detect Vdd drop at 2.7V, an external circuit or device such as the WirelessUSB LP - CYRF6936 must be employed; or if the design permits, the nearest LVD trip value at 2.9V can be used. Table 8 lists the units of measure that are used in this section. Table 8. Units of Measure Symbol C dB fF Hz KB Kbit kHz k MHz M A F H s V Vrms Unit of Measure degree Celsius decibels femtofarad hertz 1024 bytes 1024 bits kilohertz kilohm megahertz megaohm microampere microfarad microhenry microsecond microvolts microvolts root-mean-square Symbol W mA ms mV nA ns nV W pA pF pp ppm ps sps s V Unit of Measure microwatts milliampere millisecond millivolts nanoampere nanosecond nanovolts ohm picoampere picofarad peak-to-peak parts per million picosecond samples per second sigma: one standard deviation volts Document #: 38-16018 Rev. *E Page 15 of 31 [+] Feedback CY7C603xx Absolute Maximum Ratings Table 9. Absolute Maximum Ratings Parameter TSTG TA Vdd VIO VIOZ IMIO ESD LU Description Storage Temperature Ambient Temperature with Power Applied Supply Voltage on Vdd Relative to Vss DC Input Voltage DC Voltage Applied to Tri-state Maximum Current into any Port Pin Electro Static Discharge Voltage Latch-up Current Min -40 0 -0.5 Vss - 0.5 Vss - 0.5 -25 2000 - Typ - - - - - - - - Max +90 +70 5 Vdd + 0.5 Vdd + 0.5 +25 - 200 Unit C C V V V mA V mA Human Body Model ESD. Notes Higher storage temperatures reduce data retention time. Operating Temperature Table 10. Operating Temperature Parameter TA TJ Description Ambient Temperature Junction Temperature Min 0 0 Typ - - Max +70 +85 Unit C C The temperature rise from ambient to junction is package specific. See Table 33 on page 30. The user must limit the power consumption to comply with this requirement. Notes DC Electrical Characteristics DC Chip-Level Specifications Table 11 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 11. DC Chip-Level Specifications Parameter Vdd IDD3 Supply Voltage Supply Current, IMO = 6 MHz using SLIMO mode. Description Min 2.40 - Typ - 1.2 Max 3.6 2 Unit V mA Notes See Table 18 on page 20. Conditions are Vdd = 3.3V, TA = 25C, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz, VC2 = 23.4 kHz, VC3 = 0.091 kHz. Conditions are Vdd = 2.55V, TA = 25C, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz, VC2 = 23.4 kHz, VC3 = 0.091 kHz. Vdd = 2.55V, 0C < TA < 40C. IDD27 Supply Current, IMO = 6 MHz using SLIMO mode. - 1.1 1.5 mA ISB27 Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active. Mid temperature range. Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active. Reference Voltage (Bandgap) Reference Voltage (Bandgap) Analog Ground - 2.6 4. A ISB - 2.8 5 A Vdd = 3.3V, 0C < TA < 70C. VREF VREF27 AGND 1.28 1.16 VREF - 0.003 1.30 1.30 VREF 1.32 1.33 VREF + 0.003 V V V Trimmed for appropriate Vdd. Vdd = 3.0V to 3.6V. Trimmed for appropriate Vdd. Vdd = 2.4V to 3.0V. Document #: 38-16018 Rev. *E Page 16 of 31 [+] Feedback CY7C603xx DC General Purpose IO Specifications The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, and 2.7V at 25C and are for design guidance only. Table 12. 3.3V DC GPIO Specifications Parameter RPU RPD VOH VOL VIL VIH VH IIL CIN COUT Description Pull up Resistor Pull down Resistor High Output Level Low Output Level Input Low Level Input High Level Input Hysteresis Input Leakage (Absolute Value) Capacitive Load on Pins as Input Capacitive Load on Pins as Output Min 4 4 Vdd - 1.0 - - 2.1 - - - - Typ 5.6 5.6 - - - - 60 1 3.5 3.5 - - 10 10 Max 8 8 - 0.75 0.8 Unit k k V V V V mV nA pF pF Gross tested to 1 A. Package and pin dependent. Temp = 25C. Package and pin dependent. Temp = 25C. IOH = 3 mA, VDD > 3.0V IOL = 10 mA, VDD > 3.0V Vdd = 3.0 to 3.6. Vdd = 3.0 to 3.6. Notes Table 13. 2.7V DC GPIO Specifications Parameter RPU RPD VOH Description Pull up Resistor Pull down Resistor High Output Level Min 4 4 Vdd - 0.4 - Typ 5.6 5.6 - Max 8 8 - Unit k k V IOH = 2.5 mA (6.25 Typ), VDD = 2.4 to 3.0V (16 mA maximum, 50 mA Typ combined IOH budget). IOL = 10 mA, VDD = 2.4 to 3.0V (90 mA maximum combined IOL budget). Vdd = 2.4 to 3.0. Vdd = 2.4 to 3.0. Gross tested to 1 A. Package and pin dependent. Temp = 25C. Package and pin dependent. Temp = 25C. Notes VOL Low Output Level - 0.75 V VIL VIH VH IIL CIN COUT Input Low Level Input High Level Input Hysteresis Input Leakage (Absolute Value) Capacitive Load on Pins as Input Capacitive Load on Pins as Output - 2.0 - - - - - - 90 1 3.5 3.5 0.75 - - - 10 10 V V mV nA pF pF Document #: 38-16018 Rev. *E Page 17 of 31 [+] Feedback CY7C603xx DC Operational Amplifier Specifications The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 14. 3.3V DC Operational Amplifier Specifications Parameter VOSOA TCVOSOA IEBOA[1] CINOA VCMOA GOLOA ISOA Description Input Offset Voltage (absolute value) Average Input Offset Voltage Drift Input Leakage Current (Port 0 Analog Pins) Input Capacitance (Port 0 Analog Pins) Common Mode Voltage Range Open Loop Gain Amplifier Supply Current Min - - - - 0 - - Typ 2.5 10 200 4.5 - 80 10 Max 15 - - 9.5 Vdd - 1 - 30 Unit mV V/C pA pF V dB A Gross tested to 1 A. Package and pin dependent. Temp = 25C. Notes Table 15. 2.7V DC Operational Amplifier Specifications Parameter VOSOA TCVOSOA IEBOA[1] CINOA VCMOA GOLOA ISOA Description Input Offset Voltage (absolute value) Average Input Offset Voltage Drift Input Leakage Current (Port 0 Analog Pins) Input Capacitance (Port 0 Analog Pins) Common Mode Voltage Range Open Loop Gain Amplifier Supply Current Min - - - - 0 - - Typ 2.5 10 200 4.5 - 80 10 Max 15 - - 9.5 Vdd - 1 - 30 Unit mV V/C pA pF V dB A Gross tested to 1 A. Package and pin dependent. Temp = 25C. Notes Note 1. Atypical behavior: IEBOA of Port 0 Pin 0 is below 1 nA at 25C; 50 nA over temperature. Use Port 0 Pins 1-7 for the lowest leakage of 200 nA. Document #: 38-16018 Rev. *E Page 18 of 31 [+] Feedback CY7C603xx DC Switch Mode Pump Specifications Table 16 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 16. DC Switch Mode Pump (SMP) Specifications Parameter VPUMP3V Description 3.3V Output Voltage from Pump Min 3.00 Typ 3.25 Max 3.60 Unit V Notes Configuration of footnote.[2] Average, neglecting ripple. SMP trip voltage is set to 3.25V. Configuration of footnote.[2] Average, neglecting ripple. SMP trip voltage is set to 2.55V. Configuration of footnote.[2] SMP trip voltage is set to 3.25V. SMP trip voltage is set to 2.55V. Configuration of footnote.[2] SMP trip voltage is set to 3.25V. Configuration of footnote.[2] SMP trip voltage is set to 2.55V. Configuration of footnote.[2] 0C < TA < 100. 1.25V at TA = -40C. Configuration of footnote.[2] VO is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 18 on page 20. Configuration of footnote.[2] VO is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 18 on page 20. VPUMP2V 2.6V Output Voltage from Pump 2.45 2.55 2.80 V IPUMP Available Output Current VBAT = 1.5V, VPUMP = 3.25V VBAT = 1.3V, VPUMP = 2.55V Input Voltage Range from Battery Input Voltage Range from Battery 8 8 1.0 1.0 1.2 - - - - - - 5 - - 3.3 2.8 - - mA mA V V V %VO VBAT3V VBAT2V VBATSTART Minimum Input Voltage from Battery to Start Pump VPUMP_Li Line Regulation (over Vi range) ne VPUMP_Lo Load Regulation ad - 5 - %VO VPUMP_Ri Output Voltage Ripple (depends on cap/load) pple E3 Efficiency - 35 100 50 - - mVpp Configuration of footnote.[2] Load is 5 mA. % Configuration of footnote.[2] Load is 5 mA. SMP trip voltage is set to 3.25V. For I load = 1 mA, VPUMP = 2.55V, VBAT = 1.3V, 10 H inductor, 1 F capacitor, and Schottky diode. E2 Efficiency 35 80 - % FPUMP DCPUMP Switching Frequency Switching Duty Cycle - - 1.3 50 - - MHz % Note 2. L1 = 2 H inductor, C1 = 10 F capacitor, D1 = Schottky diode. See Figure 12 on page 20. Document #: 38-16018 Rev. *E Page 19 of 31 [+] Feedback CY7C603xx Figure 12. Basic Switch Mode Pump Circuit D 1 Vdd VPUMP L1 VBAT enCoRe III LV SMP C 1 + Battery Vss DC Analog Mux Bus Specifications Table 17 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 17. DC Analog Mux Bus Specifications Parameter RSW RVDD Description Switch Resistance to Common Analog Bus Resistance of Initialization Switch to Vdd Min - - Typ - - Max 400 800 800 Unit Notes Vdd > 2.7V 2.4V < Vdd < 2.7V DC POR and LVD Specifications Table 18 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 00C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 18. DC POR and LVD Specifications Parameter VPPOR0 VPPOR1 VLVD0 VLVD1 VLVD2 VLVD37 VPUMP0 VPUMP1 VPUMP2 VPUMP3 Description Vdd Value for PPOR Trip PORLEV[1:0] = 00b PORLEV[1:0] = 01b Vdd Value for LVD Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b Vdd Value for PUMP Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b 2.45 2.96 3.03 3.18 2.55 3.02 3.10 3.25 2.62[5] 3.09 3.16 3.32[6] V V V V 2.40 2.85 2.95 3.06 2.45 2.92 3.02 3.13 2.51[3] 2.99[4] 3.09 3.20 V V V V Min Typ 2.36 2.82 Max 2.40 2.95 Unit V V Notes Vdd must be greater than or equal to 2.5V during startup, reset from the XRES pin, or reset from Watchdog. - Notes 3. Always greater than 50 mV above VPPOR (PORLEV = 00) for falling supply. 4. Always greater than 50 mV above VPPOR (PORLEV = 01) for falling supply. 5. Always greater than 50 mV above VLVD0. 6. Always greater than 50 mV above VLVD3. Document #: 38-16018 Rev. *E Page 20 of 31 [+] Feedback CY7C603xx DC Programming Specifications Table 19 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 19. DC Programming Specifications Parameter IDDP VILP VIHP IILP IIHP VOLV VOHV Description Supply Current During Programming or Verify Input Low Voltage During Programming or Verify Input High Voltage During Programming or Verify Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify Output Low Voltage During Programming or Verify Output High Voltage During Programming or Verify Flash Endurance (total)[7] Min 2.70 - - 2.1 - - - Vdd - 1.0 50,000 1,800,00 0 10 Typ - 5 - - - - - - - - - Max - 25 0.8 - 0.2 1.5 Vss + 0.75 Vdd - - - Unit V mA V V mA mA V V - - Years Erase/write cycles per block. Erase/write cycles. Driving internal pull down resistor. Driving internal pull down resistor. Notes VddIWRITE Supply Voltage for Flash Write Operations FlashENPB Flash Endurance (per block) FlashENT FlashDR Flash Data Retention Note 7. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles). Document #: 38-16018 Rev. *E Page 21 of 31 [+] Feedback CY7C603xx AC Electrical Characteristics AC Chip-Level Specifications The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 20. 3.3V AC Chip-Level Specifications Parameter FIMO24 Description Internal Main Oscillator Frequency for 24 MHz Internal Main Oscillator Frequency for 6 MHz Min 23.4 Typ 24 Max 24.6[8, 9] Unit MHz Notes Trimmed for 3.3V operation using factory trim values. See Figure 11 on page 15. SLIMO mode = 0. Trimmed for 3.3V operation using factory trim values. See Figure 11 on page 15. SLIMO mode = 1. FIMO6 5.75 6 6.35[8, 9] MHz FCPU2 FBLK33 F32K1 Jitter32k Jitter32k TXRST DC24M Step24M Fout48M FMAX TRAMP CPU Frequency (3.3V Nominal) Digital Block Frequency (3.3V Nominal) Internal Low Speed Oscillator Frequency 32 kHz RMS Period Jitter 32 kHz Peak-to-Peak Period Jitter External Reset Pulse Width 24 MHz Duty Cycle 24 MHz Trim Step Size 48 MHz Output Frequency Maximum frequency of signal on row input or row output. Supply Ramp Time 0.93 0 15 - - 10 40 - 46.8 - - 0 12 24 32 100 1400 - 50 50 48.0 600 - - 12.3[8, 9] 24.6[8, 10] 64 200 - - 60 - 49.2[9] 12.3 - MHz MHz kHz ns s % kHz MHz ps MHz s Trimmed. Using factory trim values. Jitter24M1 24 MHz Peak-to-Peak Period Jitter (IMO) Table 21. 2.7V AC Chip-Level Specifications Parameter FIMO12 Description Internal Main Oscillator Frequency for 12 MHz Internal Main Oscillator Frequency for 6 MHz Min 11.5 Typ 120 Max 12.7[8, 11] Unit MHz Notes Trimmed for 2.7V operation using factory trim values. See Figure 11 on page 15. SLIMO mode = 1. Trimmed for 2.7V operation using factory trim values. See Figure 11 on page 15. SLIMO mode = 1. 24 MHz only for SLIMO mode = 0. Refer to the AC Digital Block Specifications. FIMO6 5.75 6 6.35[8, 11] MHz FCPU1 FBLK27 F32K1 Jitter32k Jitter32k TXRST FMAX TRAMP CPU Frequency (2.7V Nominal) Digital Block Frequency (2.7V Nominal) Internal Low Speed Oscillator Frequency 32 kHz RMS Period Jitter 32 kHz Peak-to-Peak Period Jitter External Reset Pulse Width Maximum frequency of signal on row input or row output. Supply Ramp Time 0.093 0 8 - - 10 - 0 3 12 32 150 1400 - - - 3.15[8, 11] 12.5[8, 11] 96 200 - - 12.3 - MHz MHz kHz ns s MHz s Notes 8. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range. 9. 3.0V < Vdd < 3.6V. 10. See the individual user module data sheets for information on maximum frequencies for user modules. 11. 2.4V < Vdd < 3.0V. Document #: 38-16018 Rev. *E Page 22 of 31 [+] Feedback CY7C603xx Figure 13. 24 MHz Period Jitter (IMO) Timing Diagram Jitter24M1 F24M Figure 14. 32 kHz Period Jitter (ILO) Timing Diagram Jitter32k F32K1 AC General Purpose IO Specifications The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 22. 3.3V AC GPIO Specifications Parameter FGPIO TRiseS TFallS Description GPIO Operating Frequency Rise Time, Slow Strong Mode, Cload = 50 pF Fall Time, Slow Strong Mode, Cload = 50 pF Min 0 7 7 Typ - 27 22 Max 12 - - Unit MHz ns ns Notes Normal Strong Mode Vdd = 3 to 3.6V, 10%-90% Vdd = 3 to 3.6V, 10%-90% Table 23. 2.7V AC GPIO Specifications Parameter FGPIO TRiseF TFallF TRiseS TFallS Description GPIO Operating Frequency Rise Time, Normal Strong Mode, Cload = 50 pF Fall Time, Normal Strong Mode, Cload = 50 pF Rise Time, Slow Strong Mode, Cload = 50 pF Fall Time, Slow Strong Mode, Cload = 50 pF Min 0 6 6 18 18 Typ - - - 40 40 Max 3 50 50 120 120 Unit MHz ns ns ns ns Notes Normal Strong Mode Vdd = 2.4 to 3.0V, 10%-90% Vdd = 2.4 to 3.0V, 10%-90% Vdd = 2.4 to 3.0V, 10%-90% Vdd = 2.4 to 3.0V, 10%-90% Figure 15. GPIO Timing Diagram 90% GPIO Pin Output Voltage 10% TRiseF TRiseS TFallF TFallS Document #: 38-16018 Rev. *E Page 23 of 31 [+] Feedback CY7C603xx AC Operational Amplifier Specifications Table 24 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 24. AC Operational Amplifier Specifications Parameter TCOMP Description Comparator Mode Response Time, 50 mV Overdrive Min Typ Max 100 200 Unit ns ns Notes Vdd > 3.0V. 2.4V < Vcc < 3.0V. AC Analog Mux Bus Specifications Table 25 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 25. AC Analog Mux Bus Specifications Parameter FSW Switch Rate Description Min - Typ - Max 3.17 Unit MHz Notes AC Digital Block Specifications The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 26. 3.3V AC Digital Block Specifications Function All Functions Timer/ Counter/ PWM Description Maximum Block Clocking Frequency (< 3.6V) Enable Pulse Width Maximum Frequency 50[12] - - - Min Typ Max 24.6 - 24.6 Unit MHz ns MHz Notes 3.0V < Vdd < 3.6V. Dead Band Kill Pulse Width: Asynchronous Restart Mode Synchronous Restart Mode Disable Mode Maximum Frequency SPIM SPIS Maximum Input Clock Frequency Maximum Input Clock Frequency Width of SS_ Negated Between Transmissions Transmitter Maximum Input Clock Frequency Receiver Maximum Input Clock Frequency 20 50 50 - - - 50 - - - - - - - - - - - - - - 49.2 8.2 4.1 - 24.6 24.6 ns ns ns MHz MHz MHz ns MHz MHz Maximum data rate at 3.08 MHz due to 8 x over clocking. Maximum data rate at 3.08 MHz due to 8 x over clocking. 4.75V < Vdd < 5.25V. Maximum data rate at 4.1 MHz due to 2 x over clocking. Note 12. 50 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period). Document #: 38-16018 Rev. *E Page 24 of 31 [+] Feedback CY7C603xx AC External Clock Specifications Table 27. 2.7V AC Digital Block Specifications Function All Functions Timer/ Counter/ PWM Description Maximum Block Clocking Frequency Enable Pulse Width Maximum Frequency 100 - - - Min Typ Max 12.7 - 12.7 Unit MHz ns MHz Notes 2.4V < Vdd < 3.0V. Dead Band Kill Pulse Width: Asynchronous Restart Mode Synchronous Restart Mode Disable Mode Maximum Frequency SPIM SPIS Maximum Input Clock Frequency Maximum Input Clock Frequency Width of SS_ Negated Between Transmissions Transmitter Maximum Input Clock Frequency Receiver Maximum Input Clock Frequency 20 100 100 - - - 100 - - - - - - - - - - - - - - 12.7 6.35 4.1 - 12.7 12.7 ns ns ns MHz MHz MHz ns MHz MHz Maximum data rate at 1.59 MHz due to 8 x over clocking. Maximum data rate at 1.59 MHz due to 8 x over clocking. Maximum data rate at 3.17 MHz due to 2 x over clocking. The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 28. 3.3V AC External Clock Specifications Parameter FOSCEXT Description Frequency with CPU Clock divide by 1 Min 0.093 Typ - Max 12.3 Unit MHz Notes Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met. FOSCEXT Frequency with CPU Clock divide by 2 or greater 0.186 - 24.6 MHz - - - High Period with CPU Clock divide by 1 Low Period with CPU Clock divide by 1 Power Up IMO to Switch 41.7 41.7 150 - - - 5300 - - ns ns s Document #: 38-16018 Rev. *E Page 25 of 31 [+] Feedback CY7C603xx Table 29. 2.7V AC External Clock Specifications Parameter FOSCEXT Description Frequency with CPU Clock divide by 1 Min 0.093 Typ - Max 3.08 0 Unit MHz Notes Maximum CPU frequency is 3 MHz at 2.7V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements. If the frequency of the external clock is greater than 3 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met. FOSCEXT Frequency with CPU Clock divide by 2 or greater 0.186 - 6.35 MHz - - - High Period with CPU Clock divide by 1 Low Period with CPU Clock divide by 1 Power Up IMO to Switch 160 160 150 - - - 5300 - - ns ns s AC Programming Specifications Table 30 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 30. AC Programming Specifications Parameter TRSCLK TFSCLK TSSCLK THSCLK FSCLK TERASEB TWRITE TDSCLK3 TDSCLK2 Description Rise Time of SCLK Fall Time of SCLK Data Set up Time to Falling Edge of SCLK Data Hold Time from Falling Edge of SCLK Frequency of SCLK Flash Erase Time (Block) Flash Block Write Time Data Out Delay from Falling Edge of SCLK Data Out Delay from Falling Edge of SCLK Min 1 1 40 40 0 - - - - Typ - - - - - 15 30 - - Max 20 20 - - 8 - - 50 70 Unit ns ns ns ns MHz ms ms ns ns 3.0 Vdd 3.6 2.4 Vdd 3.0 Notes Document #: 38-16018 Rev. *E Page 26 of 31 [+] Feedback CY7C603xx AC I2C Specifications The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 3.6V and 0C < TA < 70C, or 2.4V to 3.0V and 0C < TA < 70C, respectively. Typical parameters apply to 3.3V, or 2.7V at 25C and are for design guidance only. Table 31. AC Characteristics of the I2C SDA and SCL Pins for Vdd > 3.0V Parameter FSCLI2C Description SCL Clock Frequency Standard Mode Min 0 4.0 Max 100 - Min 0 0.6 Fast Mode Max 400 - Unit kHz s THDSTAI2C Hold Time (repeated) START Condition. After this period, the first clock pulse is generated. TLOWI2C THIGHI2C TSUSTAI2C LOW Period of the SCL Clock HIGH Period of the SCL Clock Set up Time for a Repeated START Condition 4.7 4.0 4.7 0 250 4.0 4.7 - - - - - - - - - 1.3 0.6 0.6 0 100[13] 0.6 1.3 0 - - - - - - - 50 s s s s ns s s ns THDDATI2C Data Hold Time TSUDATI2C Data Set up Time TSUSTOI2C Set up Time for STOP Condition TBUFI2C TSPI2C Bus Free Time Between a STOP and START Condition Pulse Width of spikes are suppressed by the input filter. Table 32. 2.7V AC Characteristics of the I2C SDA and SCL Pins (Fast Mode not Supported) Parameter FSCLI2C Description SCL Clock Frequency Standard Mode Min 0 4.0 Max 100 - Min - - Fast Mode Max - - Unit kHz s THDSTAI2C Hold Time (repeated) START Condition. After this period, the first clock pulse is generated. TLOWI2C THIGHI2C TSUSTAI2C LOW Period of the SCL Clock HIGH Period of the SCL Clock Set up Time for a Repeated START Condition 4.7 4.0 4.7 0 250 4.0 4.7 - - - - - - - - - - - - - - - - - - - - - - - - - s s s s ns s s ns THDDATI2C Data Hold Time TSUDATI2C Data Set up Time TSUSTOI2C Set up Time for STOP Condition TBUFI2C TSPI2C Bus Free Time Between a STOP and START Condition Pulse Width of spikes are suppressed by the input filter. Note 13. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement tSU;DAT > 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line trmax + tSU;DAT = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released. Document #: 38-16018 Rev. *E Page 27 of 31 [+] Feedback CY7C603xx Figure 16. Definition for Timing for Fast/Standard Mode on the I2C Bus SDA TLOWI2C TSUDATI2C THDSTAI2C TSPI2C TBUFI2C SCL S THDSTAI2C THDDATI2C THIGHI2C TSUSTAI2C TSUSTOI2C Sr P S Packaging Information This section illustrates the packaging specifications for the CY7C603xx device, along with the thermal impedances for each package. Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled PSoC Emulator Pod Dimensions at http://www.cypress.com/support. Packaging Dimensions Figure 17. 28-Pin (210-Mil) SSOP 51-85079-*C Document #: 38-16018 Rev. *E Page 28 of 31 [+] Feedback CY7C603xx Figure 18. 32-Pin QFN (5 x 5 mm) TOP VIEW SIDE VIEW BOTTOM VIEW 3.50 O N 1 2 N 1 2 PIN1 ID 0.20 R. 0.45 SOLDERABLE 3.50 EXPOSED PAD 3.50 -0.20 0-12 C SEATING PLANE 0.50 3.50 0.420.18 [4X] NOTES: 1. HATCH AREA IS SOLDERABLE EXPOSED PAD. 51-85188 *B 2. REFERENCE JEDEC#: MO-220 Figure 19. 32-Pin QFN (5 x 5 mm) (Sawn) TOP VIEW 4.90 5.10 PIN #1 CORNER N 1 2 0.20 DIA TYP. SIDE VIEW (0.93 MAX) 0.20 REF 0.230.05 BOTTOM VIEW 3.50 0.50 N 1 2 PIN #1 I.D. R0.20 0.45 4.90 5.10 SOLDERABLE EXPOSED 3.50 PAD 3.50 2X (0.05 MAX) SEATING PLANE 2X -0.20 3.50 NOTES: 1. HATCH AREA IS SOLDERABLE EXPOSED PAD 001-30999 ** 2. BASED ON REF JEDEC # MO-248 Important Note For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf. Document #: 38-16018 Rev. *E Page 29 of 31 [+] Feedback CY7C603xx Thermal Impedances Table 33. Thermal Impedances per Package Package 28 SSOP 32 QFN * TJ = TA + Power x JA Typical JA * 96 C/W 22 C/W Typical JC 39 C/W 12 C/W Solder Reflow Peak Temperature Following is the minimum solder reflow peak temperature to achieve good solderability. Table 34. Solder Reflow Peak Temperature Package 28 SSOP 32 QFN Minimum Peak Temperature* 240C 240C Maximum Peak Temperature 260C 260C *Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 2205C with Sn-Pb or 2455C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications. Ordering Information The following table lists the CY7C603xx device's key package features and ordering codes. Table 35. CY7C603xx Device Key Features and Ordering Information Ordering Part Number CY7C60323-PVXC CY7C60323-PVXCT CY7C60323-LFXC CY7C60323-LFXCT CY7C60323-LTXC CY7C60323-LTXCT CY7C60333-LFXC CY7C60333-LFXCT CY7C60333-LTXC CY7C60333-LTXCT Flash Size 8K 8K 8K 8K 8K 8K 8K 8K 8K 8K RAM Size 512 512 512 512 512 512 512 512 512 512 SMP No No No No No No Yes Yes Yes Yes IO 24 24 28 28 28 28 26 26 26 26 Package Type 28-SSOP 28-SSOP Tape and Reel 32-QFN 32-QFN Tape and Reel 32-QFN Sawn 32-QFN Sawn Tape and Reel 32-QFN 32-QFN Tape and Reel 32-QFN Sawn 32-QFN Sawn Tape and Reel Document #: 38-16018 Rev. *E Page 30 of 31 [+] Feedback CY7C603xx Document History Page Description Title: CY7C603xx, enCoReTM III Low Voltage Document Number: 38-16018 REV. ** *A ECN NO. 339394 399556 Issue Date See ECN See ECN Orig. of Change BON BHA Description of Change New Advance Data Sheet Changed from Advance Information to Preliminary. Changed data sheet format. Removed CY7C604xx. Modified Figure 10 to include 2.7V Vdd at 12 MHz operation Corrected part numbers in section 4 to match with part numbers in Ordering Information. From CY7C60323-28PVXC, CY7C60323-56LFXC and CY7C60333-56LFXC to CY7C60323-PVXC, CY7C60323-LFXC and CY7C60333-LFXC respectively Changed from Preliminary to final data sheet *B *C 461240 470485 See ECN See ECN TYJ TYJ *D *E 513713 2197567 See ECN See ECN KKVTMP Change title from Wireless enCoRe II to enCoRe III Low Voltage Applied new template formatting UVS/AESA Added 32-Pin Sawn QFN Pin Diagram, package diagram, and ordering information. (c) Cypress Semiconductor Corporation, 2005-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document #: 38-16018 Rev. *E Revised February 29, 2008 Page 31 of 31 PlayStation is a registered trademark of Sony. Microsoft and Windows are registered trademarks of Microsoft Corporation. Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. PSoC is a registered trademark and enCoRe and Programmable System-on-Chip are trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders. [+] Feedback |
Price & Availability of CY7C60323-LTXC
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |